FORM PTO-1449  U.S. DEPARTMENT OF COMMERCE (REV. 7-80)  PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO.			SERIAL NO.			
TATENT AND TRADEMARK OFFICE				TI-33423A					
LIST OF I	DOCUMENTS CITED	BY APPLI	CANT		11-33423A			TBD-	
	(Use several sheets if necessary)							10/762,163	
				APPLICANT: Yunus et al.					
					FILING DATE GROUP				
				Herewith	Herewith			2824 TBD	
U.S. PATENT DOCUMENTS									
*EXAMINER	DOCUMENT								
INITIAL	NUMBER	DATE	NAME		CLASS	SUBCLASS		FILING DATE (IF APPROPRIATE)	
360	US 6,213,347 B1	04/10/01	Thomas		222	52		04/30/1999	
	US 6,228,680 B1	05/08/01	Thomas		438	108		05/01/1999	
B86	US 6,245,583 B1	06/12/01	Amador et al.		438	14		04/30/1999	
1 + 60 - 1 -	5,801,446	09/01/98	DiStefano et al.		257	778		03/28/1995	
<del>                                     </del>	<del> </del>	<del>                                     </del>				<del> </del>			
FOREIGN PATENT DOCUMENTS									
	T	AKEIOIA I V	TIENT DO	COMENT	<u>5</u>	<del></del>	т—	TRANSLATION	
	DOCUMENT							I KANSLA HON	
	NUMBER	DATE	COL	JNTRY	CLA	SS	SU		
							B CL		
							AS		
<del></del>		<del></del>	+		<del> </del>		S	VEC NO	
			+		+		-	YES NO	
		1	+		<del> </del>		<del>                                     </del>		
<u> </u>	OTHER NON-PATEN	T DOCUM	ENTS (Inclu	ding Author, Til	ile. Date. Peri	tinent Page	· Etc.)		
OTHER NON-PATENT DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)  "A Silicon and Aluminum Dynamic Memory Technology" Larsen, IBM J. Res. Develop. Vol 24. No.									
(SEO	3, May 1980, pp. 258-282								
	"Calculated Thermally Induced Stresses In Adhesively Bonded and Soldered Assemblies" Suhir,								
<del> </del>	AT&T Bell Laboratories, Murray Hill, New Jersey 07974, pp. 383-392								
	"Clasp Ceramic Column Grid Array Technology for Flip Chip Carriers", Ray et al., Advanced Packaging Technologies Tutorial, SEMICON West 99, pp. A-1 – A-7								
	"Controlled Collapse Reflow Chip Joining", Miller, IBM Components Division, May 1969, pp. 239-								
}	250								
	"Die Attachment Design and Its Influence on Thermal Stresses, Suhir, AT&T Bell Laboratories.								
	Murray Hill, New Jersey 07974, pp. 508-517								
	"Geometric Optimization of Controlled Collapse Interconnections", Goldmann, IBM Components								
<del>                                     </del>	Division, Fishkill, New York, May, 1969, pp. 251-265								
	"Reliability of Controlled Collapse Interconnections", Norris et al., IBM Components Division, May, 1969, pp. 266-271								
<del>   -         -     -     -     -     -</del>	"SLT Device Metallurgy and Its Monolithic Extension", Totta et al., IBM J. Res. Develop. May 1969,								
	pp. 226-238.								
	"Studies of the SLT Chip Terminal Metallurgy", Berry et al., IBM J. Res. Develop., May 1969, pp.								
<del></del>	286-296								
	"The Quality of Die-Attachment and Its Relationship to Stresses and Vertical Die-Cracking", van								
A!	Kessel, et al.,, 1983 IEEE, pp. 237-244								
"Parametric Study of Temperature Profiles in Chips Joined by Controlled Collapse Techniques", Oktay, IBM Components Division, May 1969, pp. 272-285									
		Divi Compon	Clità Division	1, IVIAY 1702	<u> , pp. ∡ / ∠-</u>	205	<del></del>		
EXAMINER				DATE CONSIDERED					
Sug C. Owen			8.22.04						
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 600: Draw line through citation if not in the citation if not in the citation if not in the citation is not in the citation in the citation in the citation is not in the citation in the citation in the citation is not in the citation in the citation in the citation in the citation is not in the citation in the citati								ot considered. Include conv	
of this form with next communication to applicant.									